Yosys 0.8 released

After two years of development, Clifford Wolf released the latest version of Yosys with a long list of improvements. From now on, digital designers writing VHDL can use the commercial version of Yosys to Synthesize their wort by using all the different backends Yosys does come. Yosys 0.8 also gained…

read more

Clifford Wolf did present his Formal Verification toolbox at Stanford University

Clifford Wolf was invited by Prof. Clark Barret to hold a presentation about his work done on formal verification on  the 20th of November 2017. Clark Barret works in the Department of Computer Science at Stanford University. His main research interests are Propositional satisfiability; Satisfiability modulo theories; Automated reasoning and…

read more