SVA is an assertion language for System Verilog. SVA is supported by the Verific front end of our Formal Verification tool symbiyosys. SVA makes it easier and cleaner to assert or cover sequences of signal patterns in your designs.
The subset of SVA supported in sby is defined here.
We wanted to make it easy to explore SVA, and so we've created a repository here: https://github.com/SymbioticEDA/sva-demos
It includes 4 demos that show some basics up to some intermediate assertions.
The really cool part of the demo is the sequencer.
This allows us to easily create and change a set of signal sequences. So for example the sequence above was created with this code: