Our RTL blocks are open source with support
Our RTL blocks are open source with support
Vendor-provided FPGA RTL blocks may be convenient, but without access to the source code, assessing their quality and integrating them into your project can be challenging. Our RTL blocks, typically available under the GPL open-source license, are formally verified, ensuring high reliability and transparency.
With full access to the source code, you can confidently evaluate and customize it before integration into your design. We offer commercial design support to streamline implementation and provide ready-to-use simulation testbenches for seamless verification.
Need something more? Let us know your requirements—we’re here to help deliver the right solution for your project.
microSD & emmc controller
microSD & emmc controller
embedded mass storage is essential for many devices to hold data up to 1 TByte.
Cheap, easy to integrate, large capacity, speed between 500kB/sec and 100MB/sec write and read speed, for FPGA solutions with IO pins at 50MHz speed in SDR and DDR mode. Block sizes of 512 Byte.
1000 IOPS with a read latency below 1 msec
In combination with a 2 stage bool loader it enables you to update your FPGA based device in the field by simply inserting a SD card and restart the device
verified on:
DDR3 memory controller
DDR3 memory controller
DDR3 controller and phy for Spartan7 , Artix7, Kintex7, Zynq70xx, Lattice ECP5, with a read latency of 15 nsec, bitwidths between 8 and 72, up to 8 GB storage, the workhorse of embedded storage, AXI and Wishbone interface, up to 50 Gbit/sec read and write thoughput.
Verified on Spartan7, Artix7, Kintex7
Other families on request
used in our 10 GB Ethernet switch
used in our Sonar system
AXI & wishbone infrastructure
AXI & wishbone infrastructure
We develop our own crossbars interconnect, clock domain crossers, and bus width adjusters to build our own projects without the need for external commercial IP .
Ethernet & IP & UDP
Ethernet & IP & UDP
100Mbit, 1 Gbit, 10 Gbit, Verilog, with wishbone interface, Ethernet UDP for Artix7, Kintex, Zynq70x0, Lattice ECP5
Verified on:
video interfaces
video interfaces
DVI and HDMI, TX and RX, all resolutions up to HD, 60 fps
MJPEG encoder , color correction,
verified with FPGA adapters:
Trenz HDMI out cruvi adapter
verified on follwing boards:
Nexys Video
for Lattice ECP5, Xilinx , Spartan 7, Artix7, Kintex Zynq, other FPGA families on request
deployed in our 10 GB Ethernet switch , RAsentinel WIFI spectrum visualisation
Image sensor contoller
Image sensor contoller
With our RTL design blocks you can connect Sony and Omnivison image sensors to FPGA when a fast or precise synchronized video pipeline without buffering is required to achieve reaction times below twenty milliseconds or framerates beyond 200 fps. MIPI-CSI2
verified with following adapters and boards
SATA storage controller
SATA storage controller
Persistent mass storage on SATA storage devices, our SATA-Gen1 Verilog RTL to be used with 1.5 Gbit/sec Serdes for reliable, high throuhput data storage in embedded FPGA systems.
a robust Standard
currently under development
Page updated
Report abuse